Type of Document Master's Thesis Author Pearce, Samuel Author's Email Address firstname.lastname@example.org URN etd-11112008-201927 Title Development of an Algorithm for Switching Compensator Control Based on the Currents' Physical Components Theory Degree Master of Science (M.S.) Department Electrical & Computer Engineering Advisory Committee
Advisor Name Title Leszek Czarnecki Committee Chair Ernest A. Mendrela Committee Member Suresh Rai Committee Member Keywords
- Active harmonic filter
- active compensator
Date of Defense 2008-10-09 Availability unrestricted AbstractDevelopment of a three-phase switching compensator algorithm, based on the Currents’ Physical Components (CPC) power theory and capable of performing in real time, is the subject of this thesis. The compensator algorithm could be implemented to control a PWM Inverter, which would perform as a shunt switching compensator of harmonic, reactive and unbalanced currents or a customizable combination of the three.
The hardware used to demonstrate the ability of the algorithm to perform within the restraints or real time operation is a Motorola DSP56F807 evaluation mode DSP board and a set of voltage and current sensors. The Evaluation Board was programmed, using Metrowerks Code Warrior 7.0©, to provide the compensator control algorithm according to the CPC power theory. The software written to control the compensator is primarily C based, but includes Java beans to control specific setting on the DSP board.
After data acquisition and digital signal processing, a CPC based algorithm, developed within this thesis, is the tool used to generate the reference signal. Once the reference signal is attained, the space vector PWM technique is applied to generate PWM outputs, which could be used to control an inverter. The inverter could then inject current into the power system such that the supply current is symmetrical, sinusoidal and in phase with the supply voltage.
Filename Size Approximate Download Time (Hours:Minutes:Seconds)
28.8 Modem 56K Modem ISDN (64 Kb) ISDN (128 Kb) Higher-speed Access Thesis.pdf 632.96 Kb 00:02:55 00:01:30 00:01:19 00:00:39 00:00:03
If you have questions or technical problems, please Contact LSU-ETD Support.