Title page for ETD etd-07152005-092326

Type of Document Master's Thesis
Author Upadhyaya, Kailash
Author's Email Address kupadh1@lsu.edu
URN etd-07152005-092326
Title Wafer Level Chip Scale Packaging Using Wafer Bonder
Degree Master of Science in Electrical Engineering (M.S.E.E.)
Department Electrical & Computer Engineering
Advisory Committee
Advisor Name Title
Pratul K. Ajmera Committee Chair
Bingqing Wei Committee Member
Jin-Woo Choi Committee Member
  • glass etching
  • anodic bonding
  • wafer bonder
  • silicon etching
Date of Defense 2005-07-12
Availability unrestricted
An in-house processing capability is developed in this research for silicon-glass bonding for microfabrication and wafer level chip scale packaging (WLCSP) using a wafer bonder. New masking technology for wet etching of glass to a depth of more than 430 m is reported in this research work along with development of an anodic bonding process that permits electrical feedthroughs for connections to outside world.

Three novel masks were developed in this work for deep wet etching of glass. They were multilayers of metals Mo/Cr/Au (mask 1) and Cr/Au/electroplated Ni (mask 2) both in combination with 20 m thick AZ P4620 photoresist and anodically bonded silicon (mask 3). Etch depths greater than 600 m in glass has been achieved using anodically bonded silicon mask 3 above. It may be currently the only method available to achieve etch depths of 1 mm in glass. Earlier barrier of 300 m etch depth in glass using multilayer metal mask has effectively been broken in this work with an etch depth of 430 m achieved using electroplated Ni mask 2) above. A high value of 0.88 for the aspect ratio, defined as the ratio of the vertical etch depth to the lateral etch distance, was achieved using mask 1) above.

The problem of etched surface roughness observed in glass with undiluted HF etching has been alleviated by use of a combination of 50:5:1 by volume HF:HCl:HNO3.

Etch depths of 355 m has been achieved in silicon using 45 % KOH solution at 50 C with 1 m thick oxide mask. The above etch parameters also resulted in smooth etched mirror like surfaces, sharp edges in etched pits and deep trenches in silicon. The decontaminated etched glass and silicon substrates were aligned in-situ and bonded using an AML 402 wafer bonder. The corner areas of the glass wafer were diced to expose the metal lines permitting electrical communication from the anodically bonded packaged chip to the outside world. The concept of WLCSP using anodic bonding has been developed and demonstrated in this research.

  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  Upadhyaya_thesis.pdf 3.80 Mb 00:17:36 00:09:03 00:07:55 00:03:57 00:00:20

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LSU-ETD Support.