Title page for ETD etd-01232006-212520

Type of Document Master's Thesis
Author Venkat Rao, Dinesh Prasad
Author's Email Address dvenka1@lsu.edu, dinesh_ece81@yahoo.co.in
URN etd-01232006-212520
Title Designing Switches for Routing in Circuit-Switched Trees
Degree Master of Science in Electrical Engineering (M.S.E.E.)
Department Electrical & Computer Engineering
Advisory Committee
Advisor Name Title
Jerry L. Trahan Committee Chair
Ashok Srivastava Committee Member
R. (Vaidy) Vaidyanathan Committee Member
  • reconfigurable switches
  • circuit-switched tree
  • configuration algorithm
  • reconfigurable computing
Date of Defense 2005-12-15
Availability unrestricted
Reconfigurable computing provides a fast and flexible solution for intensive computing processes. Thus, it acts as a bridge between software controlled and hardware based processors. The self–reconfigurable gate array (SRGA) is a reconfigurable architecture that allows fast switching between operations on a reconfigurable device. It consists of a 2-dimensional array of processing elements (PEs) connected using a binary tree structure, called a circuit-switched tree (CST). A CST is a balanced binary tree in which leaves represent processing elements (PE) and internal nodes represent switches. The PEs in the CST communicates with each other by configuring the appropriate switches in the communication path for different types of communication patterns. In this thesis, we have designed and implemented digital blocks for the routing algorithms provided by Roy et al. [RTV04] for right-oriented communication patterns for width-1 and width-w well-nested sets and width-1 multicast sets. We have extended the work and implemented the algorithm for point-to-point, right-oriented, width-w communication sets. Finally, we have introduced a multi-pattern framework, which accommodates different communication patterns. All the designs are synthesized for 0.25-micrometer technology and area, frequency, and power analyses are performed. The results show the behavior of the designs with four, eight, and 16 PEs. The results prove that the proposed framework occupies less area as compared to the sum of the areas occupied by other communication patterns discussed.
  Filename       Size       Approximate Download Time (Hours:Minutes:Seconds) 
 28.8 Modem   56K Modem   ISDN (64 Kb)   ISDN (128 Kb)   Higher-speed Access 
  Venkat_Rao_thesis.pdf 731.18 Kb 00:03:23 00:01:44 00:01:31 00:00:45 00:00:03

Browse All Available ETDs by ( Author | Department )

If you have more questions or technical problems, please Contact LSU-ETD Support.